![]() |
|||||||
|
|||||||
![]() |
Z3A43Y680M510KAT2A資料 | |
![]() |
Z3A43Y680M510KAT2A PDF Download |
File Size : 116 KB
Manufacturer:AVX Description:When a logic 0 of TRB is latched in with the falling edge of CE, the ADPCM processor is set to the decoding mode. Data applied at the RSI input is sampled with the falling edge of ASCK into a 5-bit ADPCM serial register. Within the next cycle of CE, the decoder converts the ADPCM input data to an 8-bit companded PCM data after 123 master clocks (CLK). The 8-bit parallel PCM data is loaded into a parallel-to-serial shift register and shifted out at the RSO out- put with the rising edges of PSCK. |
相關(guān)型號 | |
◆ Z3A43Y680M510KAT2A | |
◆ Y4C3F104Z500CT | |
◆ XCC44N3F470KG1 | |
◆ X7R224J5B | |
◆ WR06X103JT | |
◆ W3L1ZC105MAT1F | |
◆ W3A4YG104ZAT1A | |
◆ W3A4YC104MAT2A | |
◆ W3A45C102MA2TA | |
◆ W3A45A470KAT2A |
1PCS | 100PCS | 1K | 10K | ||
價 格 | |||||
型 號:Z3A43Y680M510KAT2A 廠 家:AVX 封 裝:06+ 批 號:SMD 數(shù) 量:120000 說 明:【自己庫存】 |
|||||
運 費: 所在地: 新舊程度: |
|||||
聯(lián)系人:陳生 |
電 話:0755-82565235.0755-88391555.0755-82807567 |
手 機(jī):13798377798 |
QQ:819175396,302677436,343000888 |
MSN:mwdsmd@hotmail.com,xiaowei700@hotmail.com |
傳 真:0755-83177555 |
EMail:mwdsmd@126.com |
公司地址: 深圳市福田區(qū)振中路鼎誠國際1018室 |